A new method is presented, and an analytical expression is derived, for average interconnection delay estimation. This method is directly applicable to predicting the average delay for high-bandwidth communication links implemented on FPGAs. The theoretical results are compared with the measured data from the actual circuits and an average error of 4.6% is reported.
Introduction: Complex systems implemented on FPGAs comprise modular blocks such as embedded processors, DSP modules and embedded memories. In such systems, the modular blocks are connected by some form of communication architecture (for instance IBM CoreConnect [1] and Network-on-Chip [2] , etc.). The bandwidth of these communication architectures is determined by the interconnection delay in the communication links and is critical to the overall system performance. Accurate estimation of interconnect delay could effectively enhance the bandwidth of communication links and allow efficient architectural exploration and optimisation at an early design stage in the design flow, such as floor-planning [3] . But interconnect delay prediction is very difficult owing to the large amount of inherent uncertainties presented in the placement and routing steps [3] . Since the interconnection lengths and delays are highly correlated and are usually assumed as linearly related, an effective approach is to predict the average interconnection length from which the interconnection delay can be determined. There are a number of methods to estimate the average interconnection length and distribution [4, 5] . However, all these approaches target delay prediction for random logic. An alternative method that can also predict interconnection delay for high-bandwidth communication links is required. This Letter presents a new method, and derives an analytical expression, for estimating average interconnection delay. The method can be readily applied to predicting the average delay for high-bandwidth communication links implemented on FPGAs.
Method: Communication links can be modelled as a set of parallel interconnections that traverse two regions, which are separated physically by a significant distance on the chip (see Fig. 1a ). The most efficient way to realise these communication links in FPGAs is by using prefabricated long wires in the interconnect channels. Since the number of long wires at each channel is limited, long wires at channels that are further away, will be used when all the long wires at the closest channel are occupied. Interconnections that are using these long wires that are further away are called the fringed interconnections (see Fig. 1b ). The average interconnection length will be increased because of the extra distance traversed by the fringed interconnections. Based on this observation, we can formulate an analytical model to estimate the interconnection length based on the number of long wires at each channel and the dimensions of the placement constraint area. Mathematical derivation: Consider a typical communication link with S bits; the two placement constraint areas are L tiles apart. Each area has area A, width u and length v, as shown in Fig. 1a and thus A ¼ uv. Let the number of long wires at each channel be W, and therefore the number of channels that are required to implement an S bit communication link will be S=W. We also assume a random
where R _ k is the average length of interconnections going through channel k. Since there are two possible cases, u < S=W and u ! S=W for with fringed interconnections and direct interconnections, respectively, separate sets of expressions are derived.
We denote the average interconnection length for the case u ! S=W by R u ! S=W . Also, we let the index i be the channel index in the bus cross-section counted from the centre of the bus and the index j be the channel index from the boundary between direct and fringed interconnection regions of the bus. Therefore, 2R(i) þ L becomes the average interconnection length for an interconnection at channel i, where R(i) is the average distance from the end point of the long wire channel (e.g. M 1 and M 2 in Fig. 2) to any of the tiles in the placement area. Then we have the average interconnection length as follows:
RðiÞ þ SL W ð2Þ
Fig. 2 Realisation of communication link to typical island-based FPGA
The term R(i) is the expected length of an interconnection within the placement area. By assuming that the placement is uniformly distributed, the expected value can be computed as the sum of the total number of steps required to visit every tile from i divided by uv. By considering the placement area as two separate regions, R(i) is given as follows:
By substituting (3) into (2), we have the average interconnection length for u ! S=W as
For the case u < S=W, the average interconnection length R u < S=W comprises both fringed and direct interconnections. Therefore, we can consider it as a function of the two different cases as follows:
where Q( j) is the average distance from the end point of a fringed long wire channel (e.g. M 3 and M 4 in Fig. 2) to any of the tiles in the placement area and R(i) is given by (3):
By substituting (3) and (6) into (5), we have
Comparison with experiment: By relating the average interconnection length to the actual circuit delay, we consider that the delay is in a linear relationship with the interconnect length and therefore the delay is aR þ b, where a and b can easily be measured from any FPGAs. Fig. 3 shows that the delay of interconnections and average interconnection length in tiles has a linear relationship. Fig. 3 Linear relationship between interconnection delay and length Fig. 4 shows theoretical average interconnection delay against experimental delay in a Virtex-4 (XC4VLX200) FPGA. It shows that experimental results match well with theoretical prediction. In particular, the theoretical model can predict the general trend that delay decreases quadratically with parameter u, the width of the placement area. Table 1 shows results for some experimental and theoretical interconnection delay comparisons. It shows that relative error jD À D 0 j=D is reasonably small and the overall average error is 4.6%, lending credence to the theory. The proposed method provides an accurate prediction of average interconnection delay on FPGA communication links. The method can be readily applied on CAD tools, such as floor-planning, for architectural exploration and optimisation.
